PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:
H01L 25/065, 23/433
(11) International Publication Number: WO 97/44824
(43) International Publication Date: 27 November 1997 (27.11.97)

(21) International Application Number:

PCT/US96/07290

(22) International Filing Date:

21 May 1996 (21.05.96)

(30) Priority Data:

60/017,153

20 May 1996 (20.05.96)

US

(71) Applicant (for all designated States except US): IBM CORPORATION [US/US]; 1701 North Street, N50/040-4, Endicott, NY 13760 (US).


(71)(72) Applicants and Inventors: SATHE, Sanjeev [IN/US]; 1025 Reynolds Road, No. W-3, Johnson City, NY 13790 (US). SAMMAKIA, Bahgat [US/US]; Bailey Hollow Road, Box 4023, Newark Valley, NY 13811 (US). ANSCHEL, Morris [US/US]; 14 Sherwood Heights, Wappingers Falls, NY 12590 (US).

(74) Agents: MELLER, Michael et al.; Meller and Associates, Grand Central Station, P.O. Box 2198, New York, NY 10163 (US). (81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: HIGH-DENSITY, INTEGRATED CIRCUIT CHIP PACKAGE



(57) Abstract

A high-density package for integrated circuit chips (20) is provided. A plurality of integrated circuit chips (20) are mounted on opposite sides of a thermally conductive member (10) which serves as a stiffener for the package. A carrier member (30) is provided with a preselected, electrically conductive pattern, and is arranged to face a surface of each of the integrated circuit chips (20) and to be electrically thereto. This forms a compact package with heat dissipation properties.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Burbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	freland	MN	Mongolia	UA	Ukraine
BR	Brazil	1L	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	ΙT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JР	Јар а л	NE	Niger	VN	Vict Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	8G	Singapore		

HIGH-DENSITY, INTEGRATED CIRCUIT CHIP PACKAGE

TECHNICAL FIELD

The present invention relates to a high-density package for integrated circuit chips. More particularly, the present invention relates to a high-density package for integrated circuit chips with thermal enhancement capabilities.

BACKGROUND OF THE INVENTION

The field of computers has made substantial improvements throughout the years. Most of the improvements deal with increasing the memory capacity of the computers. At the same time, there is great effort in decreasing the size of the computers so that portable computers and notebook-sized computers presently have substantial memory capacity, easily equaling the capacity of desktop computers of just a few years ago.

The different types of memory generally include integrated circuit chips which are mounted on printed circuit boards or other types of carriers.

The integrated circuit chips are made smaller and smaller in dimension, and yet carry more and more electronic elements thereon. As the number of integrated circuit chips on a carrier increases, the heat generated by such chips poses a

10

5

15

- 2 -

substantial problem. Clearly, excessive heat will adversely affect the operation of the integrated circuits.

Therefore, the drive for increased memory capacity leads to more integrated circuits in smaller and smaller areas. This poses substantial problems to designers of high-density packages for integrated circuit chips.

5

10

15

SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a high-density package for integrated circuit chips.

Another object of the present invention is to provide a highdensity package which has substantially improved thermal capabilities.

A feature of the present invention is to use a thermally conductive stiffener for mounting the integrated circuit chips thereon.

Still another feature of the present invention is to mount the integrated circuit chips on opposite surfaces of the thermally conductive stiffener, so as to increase the number of integrated circuit chips that may be mounted in a specific volume of the high-density package.

Still another feature of the present invention is to attach the integrated circuits mounted on the thermally conductive stiffener to a carrier

5

10

15

member which can make electrical contact with the integrated circuit chips mounted on both sides of the thermally conductive stiffener.

Still, a further object of the present invention is to provide a high-density package which may be stacked with other similar high-density packages and mounted on a mother board for use as memory in a computer, for example.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects, features, and advantages of the present invention will become apparent upon further consideration of the following detailed description of the invention, when read in conjunction with the figures in which:

Figure 1 is a top view of a thermally conductive stiffener used for mounting integrated circuit chips in accordance with the first embodiment of the present invention;

Figure 2 is a top view of a stiffener used for mounting a plurality of columns of integrated circuit chips in accordance with the present invention;

Figure 3 is a side view, partially in section, of a high-density package constructed in accordance with an embodiment of the present invention,

- 4 -

showing the thermally conductive stiffener, the integrated circuit chips, and a carrier;

Figure 4 is a side view, partially in section, of an embodiment similar to that of Figure 3, with a different type of carrier;

5

Figure 5 is a side view, partially in section, of another embodiment of the stiffener with cooling passages of the high-density package; and

Figure 6 is a side view, partially in section, of a high-density package including a plurality of stacked packages.

DESCRIPTION OF THE INVENTION

10

Referring to the drawings, and more particularly to Figure 1, it can be seen that a thermally conductive stiffener 10 is provided with a plurality of areas 12 adapted to mount an integrated circuit package thereon. The thermally conductive stiffener is shown in the side view in Figure 3, with integrated circuit chips 20 mounted thereon.

15

It can be seen that the thermally conductive member 10 has a pair of opposite sides 11 and 13. In Figure 3, 11 is the bottom side, whereas 13 is the upper side.

PCT/US96/07290

The integrated circuit chips 20 are shown mounted in the preformed areas 12 on both sides of the member 10. Thus, a plurality of integrated circuit chips are shown mounted in Figure 3, such chips being mounted on the pair of opposite sides of the member 10.

5

The integrated circuit chips 20 may be mounted in the areas 12 by using a high-thermal conductivity paste 16 arranged between one of the surfaces of the integrated circuit chips 20 and the member 10. The other surface of each of the integrated circuit chips are connected, in Figure 3, to a flexible carrier 30.

10

The carrier 30 is bent around the member 10 so that it faces both sides of the member 10. The carrier 30 will have an electrically conductive pattern formed thereon, adapted to connect to the integrated circuit chips 20. The carrier 30 is connected to the other surfaces of the integrated circuit chips 20 by means of solder bumps 21 in a conventional manner such as controlled-collapse-chip-connection (C4), wire bond, or thermocompression bond arrangement.

15

As noted above, the carrier 30 in Figure 3 is a flexible carrier so that the arrangement shown in Figure 3 makes connections to all of the

integrated circuit chips 20 mounted on the member 10 utilizing a very small volume. The carrier 30 may be connected to other carriers or a mother board by the use of solder balls 22, shown connected to the bottom of the carrier in Figure 3.

5

While only a side view of the member 10 is shown in Figure 3, it can be seen that the member 10 can have a single strip of integrated circuit mounting areas 12 or, as shown in Figure 2, a member 10' can have a plurality of columns of mounting areas 12' for mounting integrated circuit chips, depending on the memory and capacity required.

10

15

Similarly, the member 10 is made of a high thermally conductive material, such as aluminum, copper, or Thermalgraph 8000TM (trademark). The member 10 in Figure 3 not only serves to provide heat dissipation, it also serves as a stiffener, so that the high-density package shown in Figure 3 is very compact and yet provides a stable arrangement for mounting the integrated circuit chips and providing interconnections thereto. Because the stiffener is made of a thermally conductive material and a high thermal conductivity paste is used for attaching one surface of the integrated circuit chips to the stiffener, heat generated by the operation of the integrated circuit chips is quickly

dissipated into the air circulating about the stiffening member 10. The stiffening member 10 may also have fins, extensions or heat pipes attached if desired.

The solder balls 22 may be used to attach the carrier 30 to a second level, as will be explained subsequently.

Referring now to Figure 4, a different type of carrier is shown. Here the carrier is formed in two parts 40 and 50. The carrier can be a printed circuit board made of FR4 material which is a metallic or copper plane arranged with the appropriate electrical circuit pattern thereon or from other packaging material such as teflon or ceramic. The electrical connections between the parts 40 and 50 of the carrier in Figure 4 are made by an integral, flexible cable 41. The parts of Figure 4 that are the same as the parts of Figure 3 are similarly numbered since the remaining elements of the high-density package, aside from the carrier, remain the same.

15

10

5

Because the two-part carrier 40 and 50 face the opposite surfaces of the integrated circuit chips, and the stiffener 10 is made of thermally conductive material, heat is readily dissipated from the integrated circuit chips

WO 97/44824

PCT/US96/07290

into the environment, even though the high-density package is unusually compact.

The embodiment of Figure 5 shows a different type of stiffener member 60. The member 60 is formed with a plurality of channels 61 therethrough in the form of a "cinder block" arrangement. The channels 61 may have any desirable cross section depending on the application. In this arrangement, increased heat dissipation surfaces are provided by the stiffener 60. In the embodiment of Figure 5, the elements numbered similarly to that of Figures 3 and 4 serve similar functions.

10

5

With the channels 61, a higher degree of heat dissipation may be provided when necessary. It is seen, however, that the member 60 contains mounting areas 12 for the circuit chips 20, as before. Also, in this figure, a flexible carrier 30 is used for facing the opposite sides of the stiffener 60 and the other surfaces of the integrated circuit chips 20.

15

Referring to Figure 6, an arrangement is shown in which three carriers 30 are provided to form a multi-stack or multi-level arrangement. Each of the carriers contains a package of the type shown in Figures 3 or 5. This arrangement of Figure 6 forms a plurality of high-density packages for the

integrated circuit chips. It can be seen that each carrier is electrically connected to the carrier adjacent thereto, and the last or bottom carrier in Figure 6 is connected to a mother board 70 by means of the solder balls 22'. Similar solder balls or solder bumps are used for connecting the carriers to the adjacent carriers. Wire bonds may also be used for this purpose.

5

10

15

Thus, a stacked, high-density package for integrated circuit chips is provided and provides an unusually compact arrangement having very good thermal conductivity. Each of the three packages shown in Figure 6 has a thermally conductive stiffener member which is able to dissipate quickly the heat generated by the integrated circuit chips to the surrounding environment. This will permit higher memory capacity to be provided in a smaller volume than previously permitted. Also, since the integrated circuit chips are mounted on both, opposite sides of the stiffener member, a larger number of integrated circuit chips may be put into the same sized volume previously used. The thermal conductivity of the mounting stiffener member permits such an arrangement.

It is clear that the use of this stiffener serving as heat sink in the center of the high-density package allows for three-dimensional cooling of the

5

10

entire package. As is known, the printed circuit board material, FR4, provides an organic carrier.

While the integrated circuit chips have been described as utilizing a high thermal conductivity paste for mounting the bottom surfaces of the integrated circuit chips to the stiffener member, it is evident that other forms of mounting may be used which have good thermal conductivity and thermal dissipation characteristics.

While the present invention has been described with respect to preferred embodiments, numerous modifications, changes, and improvements will occur to those skilled in the art without departing from the spirit and scope of the invention.

. 1

What is claimed is:

2		1.	A	high-d	ensity	package	for	integrated	circuit	chips
3	comprising:									
4			a th	nermall	y cond	luctive me	mber	having a	pair of op	posite
5		sides,	each	of said	d sides	having s	paced	areas ada	pted to ha	ave an
6		integra	ated	circuit	chip r	nounted th	ereo	n;		
7			a p	lurality	of in	tegrated c	ircuit	chips, eac	ch having	a top
8		and a	bot	tom su	ırface,	one of s	aid s	surfaces o	f each o	f said
9		plurali	ity o	of chips	s being	g mounte	d res	pectively o	on one o	f said
10		areas o	of sa	id ther	mally	conductive	e mer	nber so tha	at said plu	ırality
11		of chi	ps a	re mo	unted	on said p	air c	of opposite	sides o	f said
12		therma	ally (conduc	tive m	ember; an	d			
13			a	carrier	mem	ber havir	ng a	preselect	ed electi	rically
14		conduc	ctive	patter	n ther	eon being	elec	trically co	nnected t	to the
15		other s	surfa	ice of e	ach of	said plura	lity o	of integrate	d circuit	chips.
1		2.	Αp	ackage	e, as cl	aimed in c	laim	1, whereir	said car	rier is
2	a flex carrier	that is b	ent :	around	said th	nermally c	ondu	ctive mem	ber to fac	e said
3	other surfaces	of said	i plu	rality o	of inter	grated circ	uit c	hips.		

1	3. A package, as claimed in claim 1, wherein said carrier is
2	a two-part printed circuit board facing said other surfaces, said two parts being
3	electrically connected to each other by an integral flexible cable.
1	4. A package, as claimed in claim 1, wherein said integrated
2	circuit chips are mounted on said thermally conductive member by means of a
3	high thermal conductivity paste.
1	5. A package, as claimed in claim 1, wherein said thermally
2	conductive member serves as a stiffener for said high-density package.
1	6. A package, as claimed in claim 5, wherein said thermally
2	conductive member is made of aluminum.
1	7. A package, as claimed in claim 5, wherein said thermally
2	conductive member is made of copper.
1	8. A package, as claimed in claim 5, wherein said thermally
2	conductive member is made of Thermalgraph™.

1	9. A package, as claimed in claim 1, wherein said thermany
2	conductive member is formed with a plurality of open channels to permit the
3	passage of air or other fluids therethrough.
1	10. A plurality of high-density packages for integrated circuit
2	chips, each of said packages being formed, as claimed in claim 1, and wherein
3	said packages are stacked one next to the other, with the carrier of each
4	package being electrically connected to the carrier adjacent thereto; and
5	a mother board electrically connected to one of said
6	carriers.
1	11. A package, as claimed in claim 3, wherein said carrier is
2	an organic card made of FR4 material.
i	12. A package, as claimed in claim 1, wherein said carrier is
2	connected to said other surface of each of said integrated circuit chips by solder
3	balls.
l	13. A package as claimed in claim 3, wherein said carrier is
2	made of teflon.

- 14 -

1	14. A package as claimed in claim 3, wherein said carrier is
2	made of ceramic.
1	15. A package as claimed in claim 1, wherein said carrier is
2	connected to said other surface of each of said integrated circuit chips by wire
3	bonds.

1/3




FIG. 1




FIG. 2

2/3




FIG. 3






FIG.4

3/3





INTERNATIONAL SEARCH REPORT

Inter nat Application No PCT/US 96/07290

			<u> </u>
A. CLASS	H01L25/065 H01L23/433		
According t	to International Patent Classification (IPC) or to both national cl.	assification and IPC	
B. FIELDS	S SEARCHED		
Minimum d 1PC 6	documentation searched (classification system followed by classifi H01L	ication symbols)	
Documenta	tion searched other than minimum documentation to the extent th	hat such documents are included in the fields	earched
Electroruc c	data base consulted during the international search (name of data	hase and, where practical, search terms used)	
C. DOCUN	MENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of th	e relevant passages	Relevant to claim No.
×	"REMOVAL OF HEAT FROM DIRECT C		1,2,4,5, 10,12
	September 1989 , IBM TECHNICAL BULLETIN, VOL. 32, NR. 4A, PAGE 348 XP000039929 see the whole document		
х	US 5 345 205 A (KORNRUMPF WILLI September 1994 see column 9, line 46 - column	·	1,2,4
x	49; figures 1,2 EP 0 629 000 A (ALCATEL NV; ALC (FR)) 14 December 1994 see page 4, column 5, line 56 - column 7, line 30; figures 3,5, see page 6, column 9, line 31 - line 28	page 5, 10	1,3-5, 10,14,15
		,	
ļ	<u>1</u>	-/	
X Fun	ther documents are listed in the continuation of box C.	X Patent family members are justed	in annex.
'A' docum conso 'E' cartier filing 'L' docum which citate 'O' docum other 'P' docum jater t	nent which may throw doubts on priority claim(s) or is cited to establish the publication date of another on or other special reason (as specified) nent referring to an oral disclosure, use, exhibition or means sent published prior to the international filing date but than the priority date claimed	T' later document published after the into or priority date and not in conflict we cited to understand the principle or il invention 'X' document of particular relevance; the cannot be considered novel or cannot involve an inventive step when the decrement of particular relevance; the cannot be considered to involve an ir document is combined with one or ments, such combination being obvious the art. 'd' document member of the same patent	th the application but be been underlying the claimed invention be considered to current is taken alone claimed invention ventive step when the one other such docusts a person skilled
1	e actual completion of the international search 30 January 1997	Date of mailing of the international se	1 7. 02. 97
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijstwijk Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+ 31-70) 340-3016	Authonzed officer Zeisler, P	

Form PCT/ISA/210 (second sheet) (July 1992)

· 1

INTERNATIONAL SEARCH REPORT

Inter hal Application No PCT/US 96/07290

DE 43 29 936 A (AZDASHT GHASSEM; LEUTENBAUER RUDOLF DIPL ING (DE)) 9 March 1995 see the whole document IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 3, August 1987, NEW YORK US, pages 1353-1356, XP002024165 "CONCEPT FOR FORMING MULTILAYER STRUCTURES FOR ELECTRONIC PACKAGING" see the whole document US 5 050 039 A (EDFORS JOHN E) 17 September 1991 see the whole document	1,2,9, 10,12 1,2,5-7 1,3,5,6, 12 2,10 3,5,11
DE 43 29 936 A (AZDASHT GHASSEM ; LEUTENBAUER RUDOLF DIPL ING (DE)) 9 March 1995 see the whole document IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 3, August 1987, NEW YORK US, pages 1353-1356, XP002024165 "CONCEPT FOR FORMING MULTILAYER STRUCTURES FOR ELECTRONIC PACKAGING" see the whole document US 5 050 039 A (EDFORS JOHN E) 17 September 1991 see the whole document "DENSELY POPULATED, VERTICALLY STACKED MULTI CHIP MODULE" 1 April 1995, IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 38, NR. 4, PAGE(S) 59 - 62 XP000516073	1,2,9, 10,12 1,2,5-7 1,3,5,6, 12 2,10
;LEUTENBAUER RUDOLF DIPL ING (DE)) 9 March 1995 see the whole document IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 3, August 1987, NEW YORK US, pages 1353-1356, XP002024165 "CONCEPT FOR FORMING MULTILAYER STRUCTURES FOR ELECTRONIC PACKAGING" see the whole document US 5 050 039 A (EDFORS JOHN E) 17 September 1991 see the whole document "DENSELY POPULATED, VERTICALLY STACKED MULTI CHIP MODULE" 1 April 1995, IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 38, NR. 4, PAGE(S) 59 - 62 XP000516073	1,2,5-7 1,3,5,6, 12 2,10
vol. 30, no. 3, August 1987, NEW YORK US, pages 1353-1356, XP002024165 "CONCEPT FOR FORMING MULTILAYER STRUCTURES FOR ELECTRONIC PACKAGING" see the whole document X US 5 050 039 A (EDFORS JOHN E) 17 September 1991 A see the whole document "DENSELY POPULATED, VERTICALLY STACKED MULTI CHIP MODULE" 1 April 1995 , IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 38, NR. 4, PAGE(S) 59 - 62 XP000516073	1,3,5,6, 12 2,10
September 1991 see the whole document A "DENSELY POPULATED, VERTICALLY STACKED MULTI CHIP MODULE" 1 April 1995 , IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 38, NR. 4, PAGE(S) 59 - 62 XP000516073	12 2,10
A see the whole document "DENSELY POPULATED, VERTICALLY STACKED MULTI CHIP MODULE" 1 April 1995 , IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 38, NR. 4, PAGE(S) 59 - 62 XP000516073	2,10
MULTI CHIP MODULE" 1 April 1995 , IBM TECHNICAL DISCLOSURE BULLETIN, VOL. 38, NR. 4, PAGE(S) 59 - 62 XP000516073	3,5,11

1

INTERNATIONAL SEARCH REPORT

information on patent family members

Interr 1al Application No PCT/US 96/07290

1	memb	Publication date	
06-09-94	NONE		
14-12-94	FR-A- CA-A-	2706222 2125266	16-12-94 09-12-94
09-03-95	NONE		
17-09-91	NONE		
	14-12-94 09-03-95	14-12-94 FR-A- CA-A- 09-03-95 NONE	14-12-94 FR-A- 2706222 CA-A- 2125266 09-03-95 NONE

Form PCT/ISA/210 (patent family annex) (July 1992)